UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Contributor
Contributor
534 Views
Registered: ‎04-12-2018

JESD tx_core_clk_out

Jump to solution

Hi,

 

Can I use JESD core_clk_out as input to MMCM and generate clocks for internal logic.

 

Thanks,

Yogitha

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
539 Views
Registered: ‎02-16-2010

Re: JESD tx_core_clk_out

Jump to solution

I checked it for JESD Tx core. tx_core_clk_out is output from GT reference clock input buffer. You can use it to drive an MMCM and generate clocks for fabric logic.tx_core_clk_out.JPG

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos
2 Replies
Moderator
Moderator
540 Views
Registered: ‎02-16-2010

Re: JESD tx_core_clk_out

Jump to solution

I checked it for JESD Tx core. tx_core_clk_out is output from GT reference clock input buffer. You can use it to drive an MMCM and generate clocks for fabric logic.tx_core_clk_out.JPG

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos
Participant bitstreamer
Participant
412 Views
Registered: ‎08-15-2018

Re: JESD tx_core_clk_out

Jump to solution

I'm not sure this holds up to latest versions? I think you're supposed to use IBUFDS_GTE* to drive the JESD PHY and use the parallel output (with optional divider) to drive the fabric through an HCLK row.

 

0 Kudos