UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Contributor
Contributor
4,396 Views
Registered: ‎09-07-2016

JESD204 7.0 Example Simulation - Broken ILAS 2nd multi frame

When I run the behavioural simulation of the JESD204 v7.0 core configured as 1-lane TX in Vivado2016.2 the testbench fails.

The JESD_PHY starts to go havoc during the 2nd multi-frame of the ILA Phase. Comparison with the data generated by the JESD protocol core shows that the core sends on the txdata bus "XX" for the 3rd and the 14th byte of the configuration data in the 2. MF, which corresponds exactly to the frame position where the PHY starts to fail. Evaluating various other configuration shows that the failure is persistent.  I have attached screenshots of the simulator. The inputs of the JESD protocol core which correspond to the values which should be in these configuration bytes are set and stable.

 

The same example generated in Vivado2015.4 with the JESD204 v6.2. IP core simulates correct.

 

Has anyone else observed this problem and found a fix (except of downgrading to 6.2)?

JESD-core-output-2.PNG
JESD-core-output-zoom.PNG
0 Kudos
2 Replies
Xilinx Employee
Xilinx Employee
4,354 Views
Registered: ‎02-06-2013

Re: JESD204 7.0 Example Simulation - Broken ILAS 2nd multi frame

Hi

 

Is this issue seen with the example design generated with the core or in your design simulation?

 

Can you attach the xci file if seen in example design.

Regards,

Satish

--------------------------------------------------​--------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.
--------------------------------------------------​-------------------------------------------
Contributor
Contributor
4,342 Views
Registered: ‎09-07-2016

Re: JESD204 7.0 Example Simulation - Broken ILAS 2nd multi frame

This happens in the simulation of the Xilinx provided example design generated from the added IP core.

0 Kudos