UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
305 Views
Registered: ‎05-18-2018

Possible bug in XSDK for EmacPs/GIC driver

Hello,

 

I'm not sure where to report this but I think I discovered a bug in the EmacPs/GIC driver. When enabling interrupts for the A53 in my Ultrascale+ chip I noticed only group 0 interrupts where being enabled in the distributor (DoDistributorInit() in xscugic.c). Since the GEM interrupts are initially all group 1 interrupts the interrupts are never enabled. I did a work around by setting bit 1 in the GIC configuration register and this allowed my GEM interrupts (group 1) to come through to the A53. If I need to fill out an issue form let me know.

0 Kudos
1 Reply
Moderator
Moderator
256 Views
Registered: ‎08-25-2009

Re: Possible bug in XSDK for EmacPs/GIC driver

Hi @steven.starnes,

 

Could you please upload a test project so I could try to reproduce the issue on my end? If confirmed as a bug, I can go ahead to file a Change Request.

"Don't forget to reply, kudo and accept as solution."
0 Kudos