04-12-2016 12:36 PM
Hello Xilinx Experts,
We have a Zynq 7100 and a TI ADS42JB69 that we are trying to interface. We have compiled the JESD IP core, and are able to communicate with the ADC via SPI; however, we seem to be having some problems with ensuring that all the JESD parameters are coordinated.
Because this part is used in a joint Xilinx/TI interoperability report, we are are looking for the reference design that is described in it (the JESD204B Xilinx/Ti ADS42JB69 Interoperability Report from 2014 -- http://www.ti.com/lit/ml/slal212/slal212.pdf). We would like to know what settings were used for the IP core, the reference clock (TI LMK04828) at 62.5 MHz, and how the two boards were interconnected (we are assuming the FMC connector).
Any VHDL code would also be appreciated. We have access to the JESD204B TI Reference design that was significantly more recent (2015), but that seems to be far more complicated and does not specify the reference clock parameters for the Ti ADS42JB69 Evaluation board.
Any assistance you can provide would be greatly appreciated.
04-28-2016 12:41 AM
04-28-2016 11:15 AM
It seems like the link was being hyperlinked inappropriately (extra parenthesis at the end). Here it is, and it should work.
We have been in contact with TI and with Mr. David Ramsey from Xilinx. It appears that there has been some loss of organizational knowledge. If you could please look into it on your side, we'll continue to try and work on getting information from TI.
Thanks for your help again.