UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
353 Views
Registered: ‎07-02-2014

Regarding reset and resetdone signals connected in SGMII IP core

Hi all,

 

we are using the custom mac controller which has the GMII interface connected to SGMII ip core. 

 

i am confused regarding the reset and resetdone signals which are input to SGMII IP when we are using the shared logic  inside the core .

 

we are presently connecting reset signal to 1'b0 and resetdone signal is left floating.

 

we cant able to able to access the pcs management registers via mdio from mac controller. we are not sure is it because of the reset signal connected to 1'b0 and resetdone floating ??

 

do we have to do anything to reset signal like adding the synchronizer or something ??

 

Thanks

 

 

0 Kudos
1 Reply
Moderator
Moderator
303 Views
Registered: ‎08-25-2009

Re: Regarding reset and resetdone signals connected in SGMII IP core

Hi @mdakram140,

 

The best way is to look at the example design of SGMII core. When you generate the IP in vivado, you can right click on the xci file and click on opening IP example design.

"Don't forget to reply, kudo and accept as solution."
0 Kudos