cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
450 Views
Registered: ‎10-02-2018

SYNCINB signal

Hi,

to establish the link between ADC (JESD Tx) and FPGA (JESD Rx) I need of SYNCINB signal in output of the FPGA and input ADC.This signal must be deactivated from FPGA when  it detetctes k28.5 character otherwise the ADC stream out continuously this charcter, but I don't find the SYNCINB signal in the module JESD204B (sub. 1) Rx  generated with ISE. Can I have a solution?

Thanks.

 

0 Kudos
1 Reply
Highlighted
Moderator
Moderator
381 Views
Registered: ‎11-09-2017

Hi

 

Once lanes see K28.5s deasserts SYNC~ and for subclass 1 SYSREF signal is distributed to all devices in a system. On assertion, the JESD204 receiver aligns its internal Local Multiframe Clock (LMFC) to the incoming SYSREF signal and deasserts SYNC~.

Regards
Pratap

Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.
0 Kudos