09-19-2019 03:52 PM
I need to use the signal internal to the "Tiemstamp Capture" block which is latching the user generated ctl_rx_systemtimerin[80-1:0] ( and respectively tx_ptp_tstamp_out[79:0] ) signal. The signal is related to a Start of Packet (SOP) or a Start of Frame (SoF) at SERDES.
Reference: Fig 3-8, 3-9 , 3-10, 3-7 1G/10G/25G Switching Ethernet Subsystem v2.0 54 PG292 April 4, 2018
I would appreciate if anybody can indicate how I can have this signal made available for my design logic.
09-23-2019 04:13 AM
Hi @radu ,
Only 1G/10G MAC and PCS 32-bit is supported with tampstaming. There is a table on page6 of PG292 for that. Once the timestamping is enabled, you should see the signals on the block.
09-26-2019 12:15 AM
Thank you for the answer. Luckily I do not need IEEE 1588. I just need the Start of Packet (SOP) timed with the Serdes Clock (same time domain). From what it is alluded in the note it appears that the IP contortions between the two time domains of the framing and gear box, though it is uncelar why it brakes the synchronicity at such an early stage of the pipe. I only wish, if possible, to configure somehow the IP and get an SOP within ( or clocked buy) serders Rx_clk.
As a side note, it appears that latest revisions of 10G/25G High Speed Ethernet has expanded IEEE 1588 functionality for 25G (v3.0 7 PG210 May 22, 2019), if this would be of any help.
09-30-2019 01:54 AM
Hi @radu ,
I think you can enable 1588 in the core but you do not neccesaily need to use it.
But once it's enabled, you may have extra logics added to your design.