UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Contributor
Contributor
276 Views
Registered: ‎10-29-2018

XAPP 1305 10G design

Dear Sir,

I am able to understand xapp 1305 10G PS-PL ethernet design software. But I am not able to understand the testing plan of the link.

I have ported the design on Vivado and I am able to generate the bitstream. 

Now I want to test this 10G link between  ZCU102 board & a desktop.

Who is generating the traffic here ? What is the data path ? Where netperf is going to sit?

Application note does not mention these things.

Thank you,

Regards,

Puja

Tags (2)
0 Kudos
2 Replies
Moderator
Moderator
245 Views
Registered: ‎12-04-2016

Re: XAPP 1305 10G design

Hi Rupa

 

Attached test steps

 

Best Regards

Shabbir

0 Kudos
Contributor
Contributor
208 Views
Registered: ‎10-29-2018

Re: XAPP 1305 10G design

Dear Sir,

I am really thankful to you for responding to my query and the attached document was really helpful. Further I have following queries:

1. As of now I do not have 10GbE SFP+ adapter. So I am unable to set up the test which is described in Xapp 1305. I have thought of another set up. If I connect two ZCU102 board by SFP+ cable, will the test work?

2. Can you please provide me any documnet which exaplains about installation and running of netperf and netserver on the OS which is ported on ZCU102 PS?

3. Also XAPP 1305 expalains data is being written to and read from DDR4 memory. How the transaction of data to DDR4 is happening? Please explain.

Thank you and Regards,

Puja Kumari

0 Kudos