UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
596 Views
Registered: ‎04-26-2017

gtrefclk in ZCU102 board

Jump to solution

Hello all,

 

I want to use the SFP that are already in my board ZCU102. So after instantiate the 1G/2.5G PCS/PMA IP, I needed to connect the gtrefclk to a physical constraint. So I checked in the schematic which pins were suitable to connect this clock, and I found that pin G27, called FMC_HPC1_GBTCLK0_M2C_C_N, but I don't know if I can connect the clock in this pin or if it is only for SFP-FMC modules.


Which other pins can I use for constraint this clock?

Thanks and best regards,

 

baldrism

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
516 Views
Registered: ‎07-30-2007

Re: gtrefclk in ZCU102 board

Jump to solution

X1Y3 is on the other side of the FPGA from X0Y4.  They are incompatible.   This tends to happen when you have set up a physical location for the GT channel in the wizard and try to change it by adding locs to the design.  There will be a clash of locations.  Go back to investigate the wizard placement.  

Roy


----------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution
----------------------------------------------------------------------------


4 Replies
Explorer
Explorer
565 Views
Registered: ‎11-05-2008

Re: gtrefclk in ZCU102 board

Jump to solution

Hello,

  I use the default assignment from xapp1305 which uses the C8 pin as follows:

 

  set_property PACKAGE_PIN C8 [get_ports gtrefclk_in_clk_p]
  create_clock -period 8.000 -name gt_ref_clk [get_ports gtrefclk_in_clk_p]

 

  This is MGETREF clock for Bank 230 and it works just fine.

 

  HTH,

Luca

Explorer
Explorer
534 Views
Registered: ‎04-26-2017

Re: gtrefclk in ZCU102 board

Jump to solution

Hello @colombini_luca,

 

Thank you to reply. I have tried your proposal but I get this warning:

 

gtref_const.PNG

Have you ever seen these warnings?

 

Thank you,

 

baldrism

0 Kudos
Explorer
Explorer
520 Views
Registered: ‎11-05-2008

Re: gtrefclk in ZCU102 board

Jump to solution
Hi @baldrism,

I am not getting that warning so far.

Luca
0 Kudos
Moderator
Moderator
517 Views
Registered: ‎07-30-2007

Re: gtrefclk in ZCU102 board

Jump to solution

X1Y3 is on the other side of the FPGA from X0Y4.  They are incompatible.   This tends to happen when you have set up a physical location for the GT channel in the wizard and try to change it by adding locs to the design.  There will be a clash of locations.  Go back to investigate the wizard placement.  

Roy


----------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution
----------------------------------------------------------------------------