UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer .@.@.u.@.@.
Observer
447 Views
Registered: ‎06-09-2018

jesd sync status

JESD_sysref_drops.PNG

 

I've checked the link settings and they all look correct, but it looks like we're not moving past ILA.

 

Any thoughts?

0 Kudos
2 Replies
Xilinx Employee
Xilinx Employee
400 Views
Registered: ‎10-19-2011

Re: jesd sync status

Hi .@.@.u.@.@.,

 

what is driving tx_sync low again? Can you find out?

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
Observer .@.@.u.@.@.
Observer
337 Views
Registered: ‎06-09-2018

Re: jesd sync status

JESD_SYNC_LOSS_SMALL.PNG

 

I did (much more) work, and I am able to get data out of the DAC - I'm clearly getting past ILA and into the data phase. This is consistent: that is to say the SYNC drops repeatedly at this exact point. 

 

This must be caused by the DAC then - I don't think it could be a setting on the FPGA side - if a setting was wrong, the link should either never work, or be much worse, and I don't think it is a physical connection problem (again, it would never get to the data phase in that case) - am I correct in that? 

 

Can anyone think of something that it could be, or where to best start poking?

0 Kudos