UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor spring1919
Visitor
547 Views
Registered: ‎11-11-2017

jesd204 with ise and vivado debug

I can normally receive data with ADC through the IP core of jesd204 V7 .1 in Vivado 2016.3, but when I debug with ISE14 .7, the jesd204 IP core check will report errors when I synthesize my program ,and I  delete jesd204 IP. Xco file, replaced with. NGC file and. V file, it can generate. bit file, but this IP core can not establish a data link with ADC and can not receive the correct number. the further more jesd204 ip core V3.2  can don't set lane rate ,I don't know how to set this parameter ,The official website could not find this version of the IP 3.2 version user manual . Now I need to debug my  ADC chip  in ISE 14.7 and ask the teacher to solve this problem. Thank you!

Tags (2)
0 Kudos