cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
bruceyao
Visitor
Visitor
145 Views
Registered: ‎04-16-2021

"axififo-connected" missed in1588 timestamp enable in Zynq UltraScale+ MPSoC

After we do 1588 timestamp in Vivado, then we export XDC file from Vivado, and then we compile in Petalinux, the device node "axififo-connected"  in pl.dtsi is losted. Related graphics and code are as follows,
Best regards!

Tags (3)
00.png
0.png
1.png
2.png
3.png
4.png
0 Kudos
1 Reply
nanz
Moderator
Moderator
67 Views
Registered: ‎08-25-2009

Hi @bruceyao ,

Have you compared your design with the one from our lounge?

https://www.xilinx.com/member/25ge.html

Please check the above design first and see if you could root cause the issue. 


-------------------------------------------------------------------------------------------

Don’t forget to reply, kudo, and accept as solution.

If starting with Versal take a look at our Versal Design Process Hub and our Versal Blogs and our Versal Ethernet Sticky Note.

-------------------------------------------------------------------------------------------
0 Kudos