cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
beldachi
Contributor
Contributor
1,058 Views
Registered: ‎04-22-2011

vcu108 cfp2 issue

Hi, 

I am using vcu108 evaluation board. This board has 1 x QSFP28 and 1 x CFP2. I configured Xilinx Ultrascale 25G Ethernet Subsystem IP core (4 lines x 25.7812G) individually for both cfp2 and qsfp and use Finisar 100G transceivers (10km, QSFP28 and CFP2) for my tests:

1- I connected the IP core which was configured for CFP2 to a custom design. Basically, the design injects traffic internally (from FPGA side) to the cfp2. First, I used one board with external loopback (Fig1). Everything worked fine and I received the traffic. Then, I tried board to board communication (Fig2). But I don't receive the data on the second board! 

2- I repeated the same test this time with QSFP28 IP core. Both one board loopback and board to board communication worked perfectly.

Regarding the CFP2 test, when one board loopback works and board to board doesn't, the issue should be synchronisation. Could you please advise me how to resolve this issue?

I would greatly appreciate if someone from Xilinx answer my query.

Thank you.

cfp2_issue.jpg
0 Kudos
Reply
7 Replies
rpr
Moderator
Moderator
862 Views
Registered: ‎11-09-2017

Hi

Ensure that the polarities of the txn/txp and rxn/rxp lines are not reversed.

If the positive and negative signals of a differential pair are swapped, then data cannot be correctly received on that lane.

Kindly verify that the link has the correct polarity of each differential pair.

Kindly monitor the stat_rx_block_lock this signal indicates that the receiver has detected and locked to the word boundaries as defined by a 01 or 10 control or data header.

This is the first step to ensure that the Ethernet IP is functioning normally.

Regards
Pratap

Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.
0 Kudos
Reply
beldachi
Contributor
Contributor
844 Views
Registered: ‎04-22-2011

Hi @rpr 

Thanks for your reply.

The polarities of the txn/txp and rxn/rxp lines are not reversed and also the stat_rx_block_lock is locked for both boards.

Best regards;

Beldachi

0 Kudos
Reply
rpr
Moderator
Moderator
829 Views
Registered: ‎11-09-2017

Hi @beldachi 

I just wanted to check with you on reference clock.

Could you confirm 161.13 MHz as reference clock.

Regards
Pratap

Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.
0 Kudos
Reply
beldachi
Contributor
Contributor
824 Views
Registered: ‎04-22-2011

Hi @rpr 

The reference clock is 161.13 MHz .

Best regards;

Beldachi

0 Kudos
Reply
rpr
Moderator
Moderator
787 Views
Registered: ‎11-09-2017

Hi @beldachi 

Please share the post routed dcp file.

Regards
Pratap

Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.
0 Kudos
Reply
beldachi
Contributor
Contributor
778 Views
Registered: ‎04-22-2011

Hi @rpr ;

The file size is larger than the allowed size and I can't upload it here.

Please let me know how can I send it to you.

Best regards;

Beldachi

size_error.jpg
0 Kudos
Reply
rpr
Moderator
Moderator
776 Views
Registered: ‎11-09-2017

Hi @beldachi 

I will share ezmove link, please upload.

Regards
Pratap

Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.
0 Kudos
Reply