We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
I've been trying to implement the xapp 1306 pl 1g ethernet reference design, but when I try to compile the project in IDE, it asks for a top module and complains that there aren't any modules in the design. Has anyone else run into this issue with this reference design or application note? Thanks for any help.