UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
2,389 Views
Registered: ‎07-28-2008

xapp1305 (10G_PL) Write Bitstream Error

Jump to solution

2016.4 trying to rebuild bitstream, but failed with this message:

[Common 17-69] Command failed: This design contains one or more cells for which bitstream generation is not permitted:
pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE (pl_eth_10g_xxv_ethernet_0_0_xxv_ethernet_v2_0_1_mac_baser_axis_hsec_cores)

I have Design_Linking IP license available.

 

Any hints?

 

Thanks,

Tags (4)
0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
4,507 Views
Registered: ‎02-06-2013

Re: xapp1305 (10G_PL) Write Bitstream Error

Jump to solution

Hi

 

You can use the evaluate option from below link to generate the Hardware Evaluation license so that you can generate a time limited bit file for the xapp and test it on your board.

 

https://www.xilinx.com/products/intellectual-property/ef-di-25gemac.html

 

Regards,

Satish

--------------------------------------------------​--------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.
--------------------------------------------------​-------------------------------------------
2 Replies
Xilinx Employee
Xilinx Employee
2,362 Views
Registered: ‎10-24-2013

Re: xapp1305 (10G_PL) Write Bitstream Error

Jump to solution

Hi @legendbb

A Simulation-Only or Design-Linking license for a LogiCORE IP Core is an evaluation license key that allows you to run through the entire design flow and perform both pre- and post-implementation simulation. However, you cannot generate bitstreams for designs that contain LogiCORE IP Cores enabled by a Simulation Only license.

Thanks,Vijay
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
Xilinx Employee
Xilinx Employee
4,508 Views
Registered: ‎02-06-2013

Re: xapp1305 (10G_PL) Write Bitstream Error

Jump to solution

Hi

 

You can use the evaluate option from below link to generate the Hardware Evaluation license so that you can generate a time limited bit file for the xapp and test it on your board.

 

https://www.xilinx.com/products/intellectual-property/ef-di-25gemac.html

 

Regards,

Satish

--------------------------------------------------​--------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.
--------------------------------------------------​-------------------------------------------