UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor thdoerfler
Visitor
331 Views
Registered: ‎04-26-2019

ARTIX-7: Reprogramming via hardware manager/jtag need power cycle

Jump to solution

Hello,

I am currently developing on a artix-7 (xc7a15t) device and have one annoing issue: device programming vie hardware manager/jtag works fine, when the device is blank. But when I loaded the device once via the JTAG interface, a second attempt to program it (with a different program) fails silently.

 

- When I start the "Program Device..." procedure interactively, the "Program Device" bitstream file selection box pops up.

- After pressing the "Program" button, the progress indicator stays a 1% for about 1 second

- then it refreshes the debug(XADC/ILA...) module lists and finishes

- but the program is still the previous one.

 

Any ideas what I might make wrong?

 

My configuration:

- openSuSE 15.0 64 bit (yes, it's not supported ;-) )

- vivado 2019.1

- Digilent HS2 debug interface

0 Kudos
1 Solution

Accepted Solutions
Visitor thdoerfler
Visitor
155 Views
Registered: ‎04-26-2019

Re: ARTIX-7: Reprogramming via hardware manager/jtag need power cycle

Jump to solution

Finally I had time to track down the fault:

We had a reset generator connected to the PROG_B pin and mysteriously this caused the JTAG reprogramming to fail.

No idea why this happens, but anyway I doubt that the reset generator at this pin was a good idea...

View solution in original post

0 Kudos
4 Replies
Teacher drjohnsmith
Teacher
321 Views
Registered: ‎07-09-2009

Re: ARTIX-7: Reprogramming via hardware manager/jtag need power cycle

Jump to solution
can you post a picture of your HS2 please,

there are a number of pirate copies, that I have noticed do not support linux.

apart from that, I assume its your own board,
can you monitor the program and done pins,
<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
0 Kudos
Visitor thdoerfler
Visitor
312 Views
Registered: ‎04-26-2019

Re: ARTIX-7: Reprogramming via hardware manager/jtag need power cycle

Jump to solution

Hi drjohnsmith,

I assume the digilent HS2 is properly supported because the initial programming and also the interfacing to implemented ILAs works like a charm. Anyway I append a picture of the HS2 unit.

 

IMG_20191019_133129_resize.jpg
0 Kudos
Teacher drjohnsmith
Teacher
269 Views
Registered: ‎07-09-2009

Re: ARTIX-7: Reprogramming via hardware manager/jtag need power cycle

Jump to solution
that's a good one,

get the scope out on the done and progb lines,
<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
0 Kudos
Visitor thdoerfler
Visitor
156 Views
Registered: ‎04-26-2019

Re: ARTIX-7: Reprogramming via hardware manager/jtag need power cycle

Jump to solution

Finally I had time to track down the fault:

We had a reset generator connected to the PROG_B pin and mysteriously this caused the JTAG reprogramming to fail.

No idea why this happens, but anyway I doubt that the reset generator at this pin was a good idea...

View solution in original post

0 Kudos