04-29-2020 03:02 AM
Hello Xilinx users,
I am wondering in which cases (if any) total reconfigurations shall be preferred to partial reconfigurations.
This choice is important since the strategy of tasks' scheduling may change a lot according to reconfiguration time.
Is partial reconfiguration ALWAYS better than total reconfiguration or are there any domain for which it is not true?
My question is valid for any FPGA family (ultrascale, 7-family, 5-family etc) and for any domain. Even a single example in a particular domain could be useful for me to understand better this.
04-29-2020 07:18 PM
It depends whether you need to keep FPGA still functioning - such as keep communication with some other device; remain perform some tasks while upgrade, etc.
If the design does not these at all, you can use reconfiguration - that's always much easier, mush more safe.