UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor georgemiles
Visitor
5,679 Views
Registered: ‎03-16-2016

Artix-7 ICAPE2 configuration

Jump to solution

I am using a pcie interface to write to some control registers that will ultimatley control an FSM for the ICAPE2 interface.

I am trying to simulate the device by reading from either the IDCODE or STAT registers.

I assert and deassert cs every write and read.

I am performing the bitswap metioned by ug470 and using the sequence in 32bit mode:

 

FFFFFFFF            Dummy Word

000000BB           Bus Width Sync Word
11220044            Bus Width Detect
FFFFFFFF            Dummy Word
AA995566            Sync Word
20000000            NOOP
2800E001            Write Type1 packet header to read STAT register
20000000            NOOP
20000000            NOOP
SSSSSSSS         Device writes one word from the STAT register to the configuration interface
30008001            Type 1 Write 1 Word to CMD
0000000D           DESYNC Command
20000000            NOOP
20000000            NOOP

 

However, I get the value of FFFFFFFF from both registers.

 

 

0 Kudos
1 Solution

Accepted Solutions
Scholar austin
Scholar
10,541 Views
Registered: ‎02-27-2008

Re: Artix-7 ICAPE2 configuration

Jump to solution

g,

 

The configuration is complex.  It is not modeled completely.  All of the behaviors are just too complex for a 'perfect' model, so the model should be used for functional and connectivity verification.  To model the behavior of the configuration with timing accuracy and how it affects the actual configuration is still a goal (not fufilled as yet).

 

It is a static state machine.  As long as the timing in the data sheet is met, you should be able to de-assert CS between operations (completed frames or actions).

 

 

Austin Lesea
Principal Engineer
Xilinx San Jose

View solution in original post

5 Replies
Scholar austin
Scholar
5,658 Views
Registered: ‎02-27-2008

Re: Artix-7 ICAPE2 configuration

Jump to solution

g,

 

The simulation model of ICAP is not sophisticated enough to model what the configuration machine does (it it greatly simplified to help check connectivity).

 

You will need to run the actual bitstream to test it,

 

 

Austin Lesea
Principal Engineer
Xilinx San Jose
0 Kudos
Visitor georgemiles
Visitor
5,648 Views
Registered: ‎03-16-2016

Re: Artix-7 ICAPE2 configuration

Jump to solution

So the unisim model is garbage? What is the recommended test procedure for verifiying timing then? Chipscope and probe on test hardware?

0 Kudos
Scholar pratham
Scholar
5,638 Views
Registered: ‎06-05-2013

Re: Artix-7 ICAPE2 configuration

Jump to solution

@georgemiles I am not sure but i think there is an example of reading IDCODE using ICAPE2 here, please download  7 series model and check

http://www.xilinx.com/support/answers/53632.html

-Pratham

----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
Visitor georgemiles
Visitor
5,616 Views
Registered: ‎03-16-2016

Re: Artix-7 ICAPE2 configuration

Jump to solution

Thanks! So it can be simulated.

 

My next question is, does cs have to stay high between words sent to the icap or can i deassert it after i send each word. I am trying less for a specific setup and more for a software oriented control, i.e. I tell a controller by pcie to send this word and write.

0 Kudos
Scholar austin
Scholar
10,542 Views
Registered: ‎02-27-2008

Re: Artix-7 ICAPE2 configuration

Jump to solution

g,

 

The configuration is complex.  It is not modeled completely.  All of the behaviors are just too complex for a 'perfect' model, so the model should be used for functional and connectivity verification.  To model the behavior of the configuration with timing accuracy and how it affects the actual configuration is still a goal (not fufilled as yet).

 

It is a static state machine.  As long as the timing in the data sheet is met, you should be able to de-assert CS between operations (completed frames or actions).

 

 

Austin Lesea
Principal Engineer
Xilinx San Jose

View solution in original post