UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Explorer
Explorer
6,854 Views
Registered: ‎07-10-2008

Artix 7 master SPI question

Jump to solution

I am wondering if the INIT_B pins of Artix 7 could be controlled as in Master BPI configuration mode to delay the FPGA configuration.

Master SPI configuration.pngMaster BPI timing.png

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Explorer
Explorer
12,391 Views
Registered: ‎02-22-2010

Re: Artix 7 master SPI question

Jump to solution

UG470 under Power-on Sequence Precautions  in the Master SPI Configuration Mode explicetely states:

 

"Hold the FPGA_INIT_B pin Low from power-up to delay the start of the FPGA configuration procedure. Release..."

View solution in original post

3 Replies
Highlighted
Explorer
Explorer
12,392 Views
Registered: ‎02-22-2010

Re: Artix 7 master SPI question

Jump to solution

UG470 under Power-on Sequence Precautions  in the Master SPI Configuration Mode explicetely states:

 

"Hold the FPGA_INIT_B pin Low from power-up to delay the start of the FPGA configuration procedure. Release..."

View solution in original post

Xilinx Employee
Xilinx Employee
6,839 Views
Registered: ‎07-31-2012

Re: Artix 7 master SPI question

Jump to solution

Hi,

 

Yes you can delay configuration after power up by holding INIT_B low.

Thanks,
Anirudh

PS: Please MARK this as an answer in case it helped resolve your query.Give kudos in case the post guided you to a solution.
0 Kudos
Explorer
Explorer
6,832 Views
Registered: ‎07-10-2008

Re: Artix 7 master SPI question

Jump to solution
Great.

Many thanks for your generous help.

0 Kudos