UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
7,117 Views
Registered: ‎04-06-2012

Can the configuration memory SPI Flash clock speed be changed at runtime?

I wrote a c code in the microblaze to write to the SPI flash. The code will be used to update the FPGA's firmware. When programming from Vivado with the Xilinx programmer, I can set the SPI clock speed to values up to 66Mhz. I would like to know if there's a way for me to control the SPI clock speed in a similar way when manually writing to the SPI Flash.

0 Kudos
3 Replies
Moderator
Moderator
7,075 Views
Registered: ‎01-15-2008

Re: Can the configuration memory SPI Flash clock speed be changed at runtime?

when writing into the flash through microblaze system what is the clock speed you have interfaced/set to write into the spi flash?

0 Kudos
Adventurer
Adventurer
7,056 Views
Registered: ‎04-06-2012

Re: Can the configuration memory SPI Flash clock speed be changed at runtime?

Right now I set the desired spi clock rate when in the implementation settings. I know for a fact this works because when I compare the default value (3Mhz) with the value I have right now (30 or 33Mhz I believe), the time required to load the .bit after a reset changes acconrdingly.

 

The thing is, I don't have the spi clock output in my ucf since this signal is handled by the fpga from the configuration register. I'd like to know if I can modify this value at runtime (if so, how?) and if I can modify the SPI clock speed without doing a system reset.

0 Kudos
Scholar pratham
Scholar
7,001 Views
Registered: ‎06-05-2013

Re: Can the configuration memory SPI Flash clock speed be changed at runtime?

@lauziepi Let me answer one of the question you have

The thing is, I don't have the spi clock output in my ucf since this signal is handled by the fpga from the configuration register

--> CCLK is the dedicated configuration pin, you have to instantiate STARTUPE2 to drive the clock.You have to drive the clock which is connceted to spi flash.

 

 

 

-Pratham

----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos