UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Adventurer
Adventurer
930 Views
Registered: ‎08-04-2018

Hello world configuration

Hi, 

 

I 'm trying to get the HELLO WORLD program to run. 

 

I managed to get through all the previous errors and now, I am(I guess) error free, but I don't see t he HELLO WORLD being printed.

 

Here is my SDK log

 

10:43:46 INFO : 'stop' command is executed.
10:43:46 ERROR : AP transaction error, DAP status f0000021
10:43:46 INFO : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx_new/the_mission/ps_tut7/31_oct_brm/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 00001a056cbf01"} -index 0
loadhw E:/Xilinx_new/the_mission/ps_tut7/31_oct_brm/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 00001a056cbf01"} -index 0
stop
ps7_init
----------------End of Script----------------

10:45:03 INFO : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001a056cbf01" && level==0} -index 1' command is executed.
10:45:04 INFO : 'fpga -state' command is executed.
10:45:10 INFO : Connected to target on host '127.0.0.1' and port '3121'.
10:45:10 INFO : Jtag cable 'Platform Cable USB II 00001a056cbf01' is selected.
10:45:10 INFO : 'jtag frequency' command is executed.
10:45:10 INFO : Sourcing of 'E:/Xilinx_new/the_mission/ps_tut7/31_oct_brm/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:45:10 INFO : Context for 'APU' is selected.
10:45:10 INFO : Hardware design information is loaded from 'E:/Xilinx_new/the_mission/ps_tut7/31_oct_brm/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:45:10 INFO : Context for 'APU' is selected.
10:45:10 INFO : 'stop' command is executed.
10:45:11 INFO : 'ps7_init' command is executed.
10:45:11 INFO : 'ps7_post_config' command is executed.
10:45:11 INFO : Context for processor 'ps7_cortexa9_0' is selected.
10:45:11 INFO : Processor reset is completed for 'ps7_cortexa9_0'.
10:45:11 INFO : Context for processor 'ps7_cortexa9_0' is selected.
10:45:12 INFO : The application 'E:/Xilinx_new/the_mission/ps_tut7/31_oct_brm/project_1/project_1.sdk/bram_1/Debug/bram_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:45:12 INFO : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx_new/the_mission/ps_tut7/31_oct_brm/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 00001a056cbf01"} -index 0
loadhw E:/Xilinx_new/the_mission/ps_tut7/31_oct_brm/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 00001a056cbf01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 00001a056cbf01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 00001a056cbf01"} -index 0
dow E:/Xilinx_new/the_mission/ps_tut7/31_oct_brm/project_1/project_1.sdk/bram_1/Debug/bram_1.elf
----------------End of Script----------------

10:45:12 INFO : Memory regions updated for context APU
10:45:12 INFO : Context for processor 'ps7_cortexa9_0' is selected.
10:45:12 INFO : 'con' command is executed.
10:45:12 INFO : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 00001a056cbf01"} -index 0
con
----------------End of Script----------------

10:45:12 INFO : Launch script is exported to file 'E:\Xilinx_new\the_mission\ps_tut7\31_oct_brm\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram_1.elf_on_local.tcl'

 

 

 

I have a putty configured to read from the COM port.

xili.PNG

also my sdk window, with a lil bit mor einfo.

 

Kindly help me.

 

Thanks in Advance.

0 Kudos
3 Replies
Moderator
Moderator
873 Views
Registered: ‎09-19-2018

Re: Hello world configuration

Hi @benaka,

 

Could you check if your USB-UART connection shows up as a COM port in Device Manager > Ports? If it doesn't trying using a different cable/USB port on your PC.

 

Also, have a look at this tutorial [you might have to tweak some parameters based on your target board]

http://www.fpgadeveloper.com/2014/07/creating-a-base-system-for-the-zynq-in-vivado.html

 

Thanks,

Vijoy

 

 

 

Thanks,
Vijoy Sunil Kumar
Product Applications Engineer

- Don't forget to reply, kudo and accept as solution
0 Kudos
Adventurer
Adventurer
856 Views
Registered: ‎08-04-2018

Re: Hello world configuration

Yes, the COM port is available, it also shows in the SDK terminal, that its connected to that particular COM port.
0 Kudos
Moderator
Moderator
778 Views
Registered: ‎09-19-2018

Re: Hello world configuration

Hi @benaka,

 

It seems from your screenshot that you have a breakpoint at main. Continue past the breakpoint and check if you are getting your output on the terminal.

 

Thanks,

Vijoy.

Thanks,
Vijoy Sunil Kumar
Product Applications Engineer

- Don't forget to reply, kudo and accept as solution
0 Kudos