UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Voyager
Voyager
492 Views
Registered: ‎10-12-2016

Is JTAG the only one way to configure bitstream ?

Jump to solution

HI Friends,

 

1)  Is JTAG the only one way to configure bitstream ? 

2) Can we configure using Ethernet ?

3) please let me know all possible ways ?

 

NOTE: Any help or suggestions are highly appreciated.

 

Thank You

S Sampath

-Sampath
0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
481 Views
Registered: ‎03-07-2018

Re: Is JTAG the only one way to configure bitstream ?

Jump to solution

Hi @ssampath

 

There are following ways to configure for 7 series FPGA: 

1. Master Serial

2. Master SPI

3. Master BPI

4. Master SelectMAP

5. JTAG

6. Slave SelectMAP

7. Slave Serial

 

For more details check UG470 (v1.13.1)

 

Similarly for Ultrascale and Ultrascale + FPGA supported config modes check UG570 (v1.9.1)

Master serial mode and Master SelectMAP mode are not recommended for UltraScale Architecture-based FPGAs 

 

Regards,

Bhushan

-------------------------------------------------------------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
-------------------------------------------------------------------------------------------------------------------------------------------------

 

Regards,
Bhushan

-------------------------------------------------------------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
-------------------------------------------------------------------------------------------------------------------------------------------------
0 Kudos
2 Replies
Xilinx Employee
Xilinx Employee
482 Views
Registered: ‎03-07-2018

Re: Is JTAG the only one way to configure bitstream ?

Jump to solution

Hi @ssampath

 

There are following ways to configure for 7 series FPGA: 

1. Master Serial

2. Master SPI

3. Master BPI

4. Master SelectMAP

5. JTAG

6. Slave SelectMAP

7. Slave Serial

 

For more details check UG470 (v1.13.1)

 

Similarly for Ultrascale and Ultrascale + FPGA supported config modes check UG570 (v1.9.1)

Master serial mode and Master SelectMAP mode are not recommended for UltraScale Architecture-based FPGAs 

 

Regards,

Bhushan

-------------------------------------------------------------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
-------------------------------------------------------------------------------------------------------------------------------------------------

 

Regards,
Bhushan

-------------------------------------------------------------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
-------------------------------------------------------------------------------------------------------------------------------------------------
0 Kudos
Observer phifred
Observer
451 Views
Registered: ‎11-20-2017

Re: Is JTAG the only one way to configure bitstream ?

Jump to solution

You can program the FPGA indirect via Ethernet. 

Program the SPI boot flash memory and reboot the FPGA.

This is for instance done with FPGA-Cores.com remote programming tool.

See this Ethernet Cores

0 Kudos