cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
dylancob
Adventurer
Adventurer
453 Views
Registered: ‎07-22-2020

LVCMOS33 Zout on Spartan 7?

Jump to solution

Hello, I can't seem to find what the Zout is for a LVCMOS33 8mA (Fast) pin is, I remember hearing somewhere that it is 7Ω but I am not sure

Thanks

0 Kudos
1 Solution

Accepted Solutions
bpatil
Xilinx Employee
Xilinx Employee
323 Views
Registered: ‎03-07-2018

Hi @dylancob 

Output impedance of FPGA pin with particular IO standard depends upon its drive strength. 

Xilinx recommends performing IBIS simulation for your IO interface before finalizing your PCB layout. 

IBIS models: https://www.xilinx.com/content/xilinx/en/downloadNav/device-models/ibis-models/spartan-series-fpgas.html 

Check details at https://forums.xilinx.com/t5/Other-FPGA-Architecture/Kintex-7-Output-Drive-Strength-definition/td-p/412321 

Regards,
Bhushan

-------------------------------------------------------------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
-------------------------------------------------------------------------------------------------------------------------------------------------

View solution in original post

4 Replies
iguo
Xilinx Employee
Xilinx Employee
376 Views
Registered: ‎08-10-2008

What do you mena by Zout? A high-Z output ?

------------------------------------------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
---------------------------------------------------------------------------------------------------------
0 Kudos
dylancob
Adventurer
Adventurer
351 Views
Registered: ‎07-22-2020

The output impedance of the transmission line

0 Kudos
bpatil
Xilinx Employee
Xilinx Employee
324 Views
Registered: ‎03-07-2018

Hi @dylancob 

Output impedance of FPGA pin with particular IO standard depends upon its drive strength. 

Xilinx recommends performing IBIS simulation for your IO interface before finalizing your PCB layout. 

IBIS models: https://www.xilinx.com/content/xilinx/en/downloadNav/device-models/ibis-models/spartan-series-fpgas.html 

Check details at https://forums.xilinx.com/t5/Other-FPGA-Architecture/Kintex-7-Output-Drive-Strength-definition/td-p/412321 

Regards,
Bhushan

-------------------------------------------------------------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
-------------------------------------------------------------------------------------------------------------------------------------------------

View solution in original post

dylancob
Adventurer
Adventurer
305 Views
Registered: ‎07-22-2020

Thank you, the link to that other forum post gave me the answer I was looking for