10-01-2018 04:05 AM - edited 10-01-2018 04:25 AM
I am trying to run a simple hello world task. as shown here,
But I have this
I have a vivado and sdk 2016.4. How do i work around this barrier? I have the exact block diagram as shown on the blog.
10-01-2018 04:40 AM - edited 10-01-2018 04:41 AM
No, you don't have the same IP block. Even if apparently the same on the outside, you still need to double click on it and enable the uart.
10-01-2018 04:43 AM - edited 10-01-2018 04:50 AM
ust enabling the UART I/O peripherals is sufficient or should I make some connections too?OK I will try and get back to you. Because there is just the zynq core with M_AXI clk connect to the global clk and nothing else in the BD so.
no more error. Thanks
10-01-2018 04:55 AM
The PS I/O ports are fixed, no need to place them.
As far as I remember, the PS has several possibilities for the UART (and other peripherals). You still have to choose the right pins according to your board (check schematic or user guide if you use an Eval Board)