05-25-2020 10:46 AM
Hi, maybe you can help me with PR problem: Im working on kintex 7 fpga. When I am loading my full design everything is Ok. But when the microblaze loading the reconfigurable partition- something bad happens (I can see a different behavior in each version). When I reset the entire system (with sdk)-it seems to be working.
1. I have tried to use the reset_after_reconfig feature but the microblaze is dying.
2. I have tried to create my own reset with decoupling this partition signals but it doesnt help.
05-25-2020 07:12 PM
It sounds like a design issue - you reset the entire design and it will then work, this means you don't do better decoupling between the static and dynamic. Look into the interface carefully and make sure the PR does not affect the static part, say, hold the interface idle if needed.
05-26-2020 12:49 AM
thank you for the reply! Im not enabling the dynamic output until it should be stable. I will try to disable it completely and see what happens.
Any idea about the reset_after_reconfig feature (with snapping mode) that crashes the fpga?
05-26-2020 06:29 AM
When I run "report drc" I see a message about cells with init value that does not have a reset. But I can see in the schematic that those cells are connected to my reset signal. So why I get this message? Maybe this is related to my problem?