UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
352 Views
Registered: ‎08-07-2019

Single ended input to Kintex-7 Board

In my project, I am using Kintex-7 Board. Kintex-7 has differential clock as input but I require single-ended clock to my design. So, using clock wizard window I am facing problem in setting.Plz help.

0 Kudos
9 Replies
Moderator
Moderator
343 Views
Registered: ‎02-09-2017

Re: Single ended input to Kintex-7 Board

hi h20181230210@hyderabad.bits-pilani.ac.in ,

 

What is the issue that you are seeing in the Clocking Wizard?

Normally, all you have to do is tell the Clocking Wizard that the source of the input clock will be Single Ended, as in the image below:

 Clocking_Wizard_single_ended_input.png

Second, when assigning the FPGA pins, you would use only the Positive pin of the Differential Global Clock pair for the input of such single ended clock, and leave the Negative pin floating or grounded.

Thanks,

Andre Guerrero

Product Applications Engineer

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
337 Views
Registered: ‎08-07-2019

Re: Single ended input to Kintex-7 Board

Sir,

As the kintex board has differential clock as the input but to make it compatible with my design which has single ended input... I need to convert differential to single-ended. For that I am using Clock wizard. I have also used IBUFDS but that was giving an error of mismatch between design and probe files.

IMG_20190905_142955405_HDR.jpg
IMG_20190907_110635784_HDR.jpg
IMG_20190907_113305631_HDR.jpg
0 Kudos
Moderator
Moderator
318 Views
Registered: ‎02-09-2017

Re: Single ended input to Kintex-7 Board

Hi h20181230210@hyderabad.bits-pilani.ac.in ,

 

Instead of using and IBUFDS, just use an IBUF.

// IBUF: Single-ended Input Buffer
// 7 Series
// Xilinx HDL Language Template, version 2018.3
IBUF #(
 .IBUF_LOW_PWR("TRUE"), // Low power (TRUE) vs. performance (FALSE) setting for referenced I/O standards
 .IOSTANDARD("DEFAULT") // Specify the input I/O standard
) IBUF_inst (
 .O(O), // Buffer output
 .I(I) // Buffer input (connect directly to top-level port)
);
// End of IBUF_inst instantiation

 

You also do not need to declare your module with the input clk_n, since you do not have it. Just declare the clk_p.

Thanks,

Andre Guerrero

Product Applications Engineer

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Highlighted
295 Views
Registered: ‎06-21-2017

Re: Single ended input to Kintex-7 Board

As @anunesgu pointed out, the Clock Wizard can accept a differential input.  All clocks in the FPGA fabric are single ended, so the Clock Wizard always produces a single ended output.

265 Views
Registered: ‎08-07-2019

Re: Single ended input to Kintex-7 Board

Sir,

The main concern is kintex-7 evaluation board has system clock as differential clock. So, if I use IBUF in my design, then how can I map it to the system clock of board. 

I have attached the screenshot of the user guide of kintex-7 board

Screenshot_20190912-081143.png
Screenshot_20190912-081417.png
0 Kudos
Moderator
Moderator
235 Views
Registered: ‎02-09-2017

Re: Single ended input to Kintex-7 Board

Hi h20181230210@hyderabad.bits-pilani.ac.in ,

 

We are getting confused information here. I understood that you were input our own single-ended clock into the FPGA, not using the existing System Clock, which is differential.

I re-read your initial message and I think we need to make one important clarification: there is no such thing as differential clock inside the FPGA. You seem to be concerned about converting a differential clock into single-ended so you can use it in your design. You do not need to worry about that. Differential clocks are only differential until they pass through the IBUFDS. After that, it becomes single-ended automatically. You do not need to use the MMCM/PLL for that either (unless you need to change the frequency).

The error you are seeing (about clock not found) is most likely because the XDC constraints you have for that clock (assigning it to the correct pins) might be incorrect.

Could you please post the constraints and pin placements you have for that clock, so we can make sure that it's correct?

Thanks.

Andre Guerrero

Product Applications Engineer

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
216 Views
Registered: ‎08-07-2019

Re: Single ended input to Kintex-7 Board

Sir,

Below are the constraint file (.xdc), I/O planning file, main module file and the error file.

Contraint_file.png
IO_ports.png
Main_mod.png
Error_SAT.JPG
0 Kudos
205 Views
Registered: ‎06-21-2017

Re: Single ended input to Kintex-7 Board

Since DIFF_TERM is false, have you verified that your board has a terminating resistor across the clk_p and clk_n inputs?

0 Kudos
Scholar drjohnsmith
Scholar
197 Views
Registered: ‎07-09-2009

Re: Single ended input to Kintex-7 Board

What is the board ?

why do you need single ended, is this your own board ?

<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
0 Kudos