UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor eadanlin
Visitor
225 Views
Registered: ‎01-18-2019

What's JTAG input when it is not being used

Jump to solution

First post here. Absolute beginner :)
I am using CPLD ‎XC2C64A.
Everthing works fine on the development board.
Then, I sent the .jed file along with my PCB design to the assembly factory.
When it came back, the CPLD is not working as expected.

I suspect my JTAG interface is not configued correctly.
Are TDI, TDO, TCK, TMS pulling high/low or floated when they are not being used?
If pulling high, do I connect it with resistors?
I googled for a long time, and it seems they need to pull up but not 100% sure.

Thank you.

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Scholar drjohnsmith
Scholar
214 Views
Registered: ‎07-09-2009

Re: What's JTAG input when it is not being used

Jump to solution
https://www.xilinx.com/support/answers/1408.html
<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
0 Kudos
2 Replies
Highlighted
Scholar drjohnsmith
Scholar
215 Views
Registered: ‎07-09-2009

Re: What's JTAG input when it is not being used

Jump to solution
https://www.xilinx.com/support/answers/1408.html
<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
0 Kudos
Visitor eadanlin
Visitor
212 Views
Registered: ‎01-18-2019

Re: What's JTAG input when it is not being used

Jump to solution

Thanks! It seems I didn't search long enough :)

0 Kudos