UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor eleni_palla
Visitor
818 Views
Registered: ‎01-17-2013

partial reconfiguration with encrypted partial bitstream

Jump to solution

Hello all,

I was wondering if it is possible to do a partial reconfiguration design where the partial bitstream is encrypted and the static design is not. We need to deliver a encrypted bitstream to a client who will then load it in a existing design on a virtex 7. The client would have the encryption key already programmed in bbram and we will make subsequent deliveries of partial bitstreams.

I am following the ug947 tutorial but I cannot figure out at which point we need to provide the property:

set_property BITSTREAM.ENCRYPTION.ENCRYPT Yes [current_design] -> here ideally I would like to have the reconfigurable partition. Is there a way to do that?

Thanks,

Eleni

0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
844 Views
Registered: ‎11-17-2008

Re: partial reconfiguration with encrypted partial bitstream

Jump to solution

@eleni_palla,

 

This scenario is not supported by any current Xilinx FPGA.  In order for a partial bitstream to be encrypted with an AES key stored in BBRAM or eFUSE, the initial configuration must also be encrypted with the same key.  The opposite is supported (encrypted full then unencrypted partial) when loading over ICAP.  But the only solution for your scenario is to insert your own decryption engine in static that would decrypt the partials before delivering them to the configuration engine.

 

thanks,

david.

View solution in original post

1 Reply
Xilinx Employee
Xilinx Employee
845 Views
Registered: ‎11-17-2008

Re: partial reconfiguration with encrypted partial bitstream

Jump to solution

@eleni_palla,

 

This scenario is not supported by any current Xilinx FPGA.  In order for a partial bitstream to be encrypted with an AES key stored in BBRAM or eFUSE, the initial configuration must also be encrypted with the same key.  The opposite is supported (encrypted full then unencrypted partial) when loading over ICAP.  But the only solution for your scenario is to insert your own decryption engine in static that would decrypt the partials before delivering them to the configuration engine.

 

thanks,

david.

View solution in original post