cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
hrmt
Explorer
Explorer
724 Views
Registered: ‎06-09-2018

voltage on pins when input and powerup

Jump to solution

Hi everybody

i have an xc2c1287vqg100c cpld. when device power up voltage pins are high(before programming) but i have want that be low(before cpld programming).

what should i do?

 

0 Kudos
1 Solution

Accepted Solutions
u4223374
Advisor
Advisor
714 Views
Registered: ‎04-26-2015

There shouldn't be any time after powerup and before programming on a CPLD; it programs itself from the internal memory as it powers-up. Unlike an FPGA, there is no "power on reset" state for the chip unless you explicitly program one.

 

 

View solution in original post

0 Kudos
2 Replies
u4223374
Advisor
Advisor
715 Views
Registered: ‎04-26-2015

There shouldn't be any time after powerup and before programming on a CPLD; it programs itself from the internal memory as it powers-up. Unlike an FPGA, there is no "power on reset" state for the chip unless you explicitly program one.

 

 

View solution in original post

0 Kudos
hrmt
Explorer
Explorer
685 Views
Registered: ‎06-09-2018

Hi @u4223374, thank you so much.

0 Kudos