02-17-2013 11:14 PM
Hi,
I want to design a 2D FIR filter with frequency response having magnitude 1 and negative linear phase(exp(-jwt) in xilinx FPGA. Can I get some suggestions?
Thank you
02-18-2013 12:08 AM
@neera84 wrote:
Hi,
I want to design a 2D FIR filter with frequency response having magnitude 1 and negative linear phase(exp(-jwt) in xilinx FPGA. Can I get some suggestions?
Thank you
An FIR filter is charecterised by its coefficients. You need to find the coefficients for a practical design (not too many taps) first by doing some calculation, plugging some values into equations that could be standard formulae for filter design (Butterworth, Chebyshev etc.) or maybe you could come up with the equations yourself. Once you have the coefficients, you choose the filter's architecture (polyphase etc.) and number representation (fixed point vs. floating point, decimal or CSD). Finally you use a design entry method (schematics or HDL, HDL is by far more practical) to have your design conveyed to the Xilinx tools. You have the option of testing your design in behavioral simulation before you synthesise and implement it.
02-18-2013 12:08 AM
@neera84 wrote:
Hi,
I want to design a 2D FIR filter with frequency response having magnitude 1 and negative linear phase(exp(-jwt) in xilinx FPGA. Can I get some suggestions?
Thank you
An FIR filter is charecterised by its coefficients. You need to find the coefficients for a practical design (not too many taps) first by doing some calculation, plugging some values into equations that could be standard formulae for filter design (Butterworth, Chebyshev etc.) or maybe you could come up with the equations yourself. Once you have the coefficients, you choose the filter's architecture (polyphase etc.) and number representation (fixed point vs. floating point, decimal or CSD). Finally you use a design entry method (schematics or HDL, HDL is by far more practical) to have your design conveyed to the Xilinx tools. You have the option of testing your design in behavioral simulation before you synthesise and implement it.
02-18-2013 12:27 AM
Depending on your level of expertise with filters and design entry with Xilinx, you could use the FIR core from coregen.
Regards,
Howard
02-18-2013 11:50 AM
Thank you