UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Contributor
Contributor
5,610 Views
Registered: ‎05-27-2015

AXI Verification IP Simulation

Jump to solution

Hi, 

I am trying to use the new AXI Verification IP in Vivado 2017.1. We should import two packages to be able to simulate it. 

These packages are written in SystemVerilog. Does this mean that the testbench must also be written in SystemVerilog ? 

I tried to use them in VHDL but I got an error : 

axi_vip_v1_0_1_pkg is not declared

Any advice/help to resolve this problem is appreciated.

Thank you for your help. 

Best regards,
MAW

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
9,712 Views
Registered: ‎11-09-2015

Re: AXI Verification IP Simulation

Jump to solution

Hi @abdulparis,

 

Yes, I think the test bench should be written in system verilog. This is the only way you can really access the AXI transactions.

 

From pg267 p48 (usefull coding guidelines and examples):

1. Create module test bench as all other standard SystemVerilog test benches

 

 

You can use the example design to help you writing the test bench. There are several examples.

 

Regards,

 

Florent


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**

View solution in original post

0 Kudos
2 Replies
Moderator
Moderator
9,713 Views
Registered: ‎11-09-2015

Re: AXI Verification IP Simulation

Jump to solution

Hi @abdulparis,

 

Yes, I think the test bench should be written in system verilog. This is the only way you can really access the AXI transactions.

 

From pg267 p48 (usefull coding guidelines and examples):

1. Create module test bench as all other standard SystemVerilog test benches

 

 

You can use the example design to help you writing the test bench. There are several examples.

 

Regards,

 

Florent


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**

View solution in original post

0 Kudos
Contributor
Contributor
5,593 Views
Registered: ‎05-27-2015

Re: AXI Verification IP Simulation

Jump to solution
Thank you for your quick reply.
Best regards,
MAW
0 Kudos