cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
jonathan.ross
Adventurer
Adventurer
2,600 Views
Registered: ‎05-29-2009

Copy-And-Write/Load-Link/Store-Conditional with External Memory

I appologize if the following question is ill-formed or poorly conceived as I'm a software developer attempting my first FPGA implementation, but...

 

I'm attempting to implement an algorithm on a Faster Technology P6 PCI FPGA Card with 2GB of DDR2 (Xilinx Virtex-4 FX60 and a single SO-DIMM with the memory). I'm also doing this using Impulse C... The algorithm uses either a compare-and-swap or  load-link/store-conditional operation to modify memory concurrently and safely. The thing is, I'm not quite sure how to implement a CAS or LL/SC instruction on an FPGA. Unfortunately (or fortunately...), Impulse C has abstracted away all the details of the external memory access, so I'm not even sure how it handles concurrency of external memory reads/writes (or if it does...)

 

Anyway, given that Intel and PowerPC chips both have either CAS or LL/SC instructions, I was hoping the implementation would be doable on an FPGA,it's just lower level than I'm used to thinking...

0 Kudos
0 Replies