11-19-2018 10:14 AM - edited 11-20-2018 08:12 AM
Just curious…. Let’s say you have an Alveo or other high capability FPGAs… Couldn’t Xilinx utilize that horsepower to speed up the synthesis and implementation process? Using all those available gates to explore more paths, more optimization, etc...
This would seem to be a motivation for users to ‘buy’ higher ends cards/dev kits, be a marketing differentiator, and reduce the wait time for users.
If it were possible, I would certainly be interested in that offering.
11-21-2018 04:06 AM
It has been suggested several times, but there doesn't seem to be very much interest. Some of the tasks are inherently sequential and therefore not ideal for an FPGA, but I would have thought there were some things where feeding Vivado's C code to SDAccel would make sense.
11-21-2018 04:06 AM
It has been suggested several times, but there doesn't seem to be very much interest. Some of the tasks are inherently sequential and therefore not ideal for an FPGA, but I would have thought there were some things where feeding Vivado's C code to SDAccel would make sense.