UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Newbie anort175
Newbie
4,891 Views
Registered: ‎04-16-2012

FPGA-Based 16QAM Communication System Design for Digilent 2012 Contest

Hello all, this seems like a good place to post our Digilent 2012 contest project for discussion. Our project is a 16-QAM communication system implementation on a Xilinx Spartan 3E board.

 

Here is a link to our final Youtube video:

 

http://www.youtube.com/watch?v=VsPV7DE2iQ8

 

Attached are the final report and presentation powerpoint slides. Your questions and comments are welcome. We will try our best to respond to any questions or comments you may have. Thanks.

 

0 Kudos
5 Replies
Scholar austin
Scholar
4,867 Views
Registered: ‎02-27-2008

Re: FPGA-Based 16QAM Communication System Design for Digilent 2012 Contest

Very nice....


Now all you need to do is actually send the carrier over hte air, receive the carrier, and then recover the symbol timing...

 

In a 16QAM microwave radio I built ages ago now, using a Xilinx 3042, we had receive five feedback loops:  1. Carrier recovery (the RF carrier), 2. symbol timing recovery, 3. AGC on the IF strip (maximize the sensitivity or the gain of the IF strip), 4 & 5 Center the DC levels for the I channel, and the Q channel (remove any offset).

 

And, to make thing more difficult, we also used sprea spectrum (the 16QAM was spread by a factor of 11 to meet FCC rules).  The recovery of the spread signal was another feedback look, and the despreading (sync with spreading sequence) was another loop.


We called it the "hell of the 7 loops."


One had to recover the spread signal first (lock on carrier), despread next, find hte 16QAM symbol timing, etc. all the while adjusting the AGC to get all the bits in the right places (no overflow, enough signal)....

 

Not trying to distract from your accomplishments, but you have built the easy stuff.  Now comesd the hard part.

 

 

Austin Lesea
Principal Engineer
Xilinx San Jose
0 Kudos
Teacher eteam00
Teacher
4,861 Views
Registered: ‎07-21-2009

Re: FPGA-Based 16QAM Communication System Design for Digilent 2012 Contest

Austin, you are every marketing department's worst nightmare!  LMAO!

 

-- Bob Elkind

SIGNATURE:
README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369

Summary:
1. Read the manual or user guide. Have you read the manual? Can you find the manual?
2. Search the forums (and search the web) for similar topics.
3. Do not post the same question on multiple forums.
4. Do not post a new topic or question on someone else's thread, start a new thread!
5. Students: Copying code is not the same as learning to design.
6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please).
7. You are not charged extra fees for comments in your code.
8. I am not paid for forum posts. If I write a good post, then I have been good for nothing.
0 Kudos
Highlighted
Advisor eilert
Advisor
4,850 Views
Registered: ‎08-14-2007

Re: FPGA-Based 16QAM Communication System Design for Digilent 2012 Contest

Hi everybody.

For students (with their limited time besides lectures) it's also remarkable that they acheived to build something functional mastering the big set of tools required for this. (Matlab-Sysgen-ISE).

 

 

What I'm missing in the project presentation is the synthesis /implementation result (e.g. excerpts from the .syr file).

Not only to get an idea of the ressource usage in the S3500E device, but now especially to compare the design result with some similar design that fitted into a (from todays point of view) tiny XC3042.

 

An interesting question here would be:

How much extra silicon must be spent/wasted when doing rapid prototyping with sysgen?

(Compared to a tailor-made design with XACT from the late 80s/early 90s.)

 

Kind regards

  Eilert

 

0 Kudos
Scholar austin
Scholar
4,848 Views
Registered: ‎02-27-2008

Re: FPGA-Based 16QAM Communication System Design for Digilent 2012 Contest

Eilert,

 

Way back in the 3042 day, we made the 1/2 raised square root cosine filters for transmit by using resistor summing ladders from IO pins (also implemented the D/A's for I and Q), and the receive ISM filters (the other half of the RSQRT) where analog LC filters.  To have done all of these so long ago would nevr have fit those tiny parts!

 

 

Austin Lesea
Principal Engineer
Xilinx San Jose
0 Kudos
Advisor eilert
Advisor
4,838 Views
Registered: ‎08-14-2007

Re: FPGA-Based 16QAM Communication System Design for Digilent 2012 Contest

Hi Austin,

thanks for the explanation.

I already wondered how you did it, expecting some special digital design tricks.

"Outsourcing" area consuming parts to some analog circuits sure helped a lot. :-)

 

Seeing it that way we can be grateful that todays FPGAs are capable of implementig the whole functionality of such designs.

 

Kind regards

  Eilert

 

0 Kudos