UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor ihtesham1985
Visitor
7,406 Views
Registered: ‎03-19-2015

How can we force net lengths to be equal in Vivado??

hi,

 

I am trying to implement a basic combinatorial circuit with two cross coupled latches (shown in figure below).  I need to ensure the length of two cross-coupling nets (connecting Q and D to be of equal lenth). How can I force length of two nets to be (approximately) equal in vivado? 

 

 

BPUF.png

 

Best Regards,

Ihtesham

Tags (1)
0 Kudos
1 Reply
Historian
Historian
7,392 Views
Registered: ‎01-23-2009

Re: How can we force net lengths to be equal in Vivado??

Short answer is "you don't". FPGAs just aren't built for things like this. The entire FPGA tool chain is designed to be used for synchronous design - it doesn't deal with things like this (basically at all). So, there is no way to force nets to be the same length via "normal" operations.

 

The only way you might be able to do this is by manually placing the cells and routing the nets yourself. To do this, you are going to have to get intimately familiar with the routing channels and switch matricies between CLBs...

 

The next question is "why on earth would you want to do something like this?"

 

Avrum