UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Newbie eithriad
Newbie
3,258 Views
Registered: ‎03-09-2014

Need help designing a circuit in Verilog

Define and design a circuit which receives a one-bit wave form and shows on its three one-bit outputs, by one clock cycle long positive impulses, the following events: 
-any positive transition of the input signal 
-any negative transition of the input signal 
-any transition of the input signal

 

Tags (1)
0 Kudos
1 Reply
Highlighted
Xilinx Employee
Xilinx Employee
3,237 Views
Registered: ‎01-03-2008

Re: Need help designing a circuit in Verilog

Sounds like a homework assignment. What you done so far? And what are you stuck on?
------Have you tried typing your question into Google? If not you should before posting.
Too many results? Try adding site:www.xilinx.com
0 Kudos