UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
4,871 Views
Registered: ‎11-04-2011

Porting custom IP cores from ISE to Vivado: XCI packaging

Hi

 

 

Currently I am porting all my IP cores from ISE to Vivado. The ISE IP cores are described by the MPD/PAO files.
In some of my IP cores I use cores generated by the IP core generator (like FIFOs and dividers). My problem is now how to package an IP core with Vivado including the XCI files from the core generator.

 

My preferred solution would be to not use the CoreGenerator at all (as it is really inflexible). Instead I would like to use the "basic_fifo_fg.vhd" modules inside the "proc_common" library. For the divider I would like to instanciate directly from the "div_generator" library. This works fine for packaging and implementing an IP cores. But getting the simulation to work was not possible due to missing libraries. Adding manually the files of "proc_common" to a library did also not help.

 

That's why I am thinking about using the "old" way and just stick to the output of CoreGenerator and include this cores to the IP core package. But I have not yet found a way to do so. The documentation seems not to cover this case.

 

I would be thankful for any hint on this issue.

 

Best regards,

Ben.

0 Kudos
2 Replies
Scholar markcurry
Scholar
4,859 Views
Registered: ‎09-16-2009

Re: Porting custom IP cores from ISE to Vivado: XCI packaging

Ben,

 

Check this thread,

http://forums.xilinx.com/t5/Synthesis/problems-using-EDK-pcores-in-the-ISE/m-p/368895#M9215

 

and this one:

http://forums.xilinx.com/t5/Synthesis/EDK-pcore-HDL-files-not-being-found-by-Vivado/m-p/357913#M8978

 

It's all RTL under the hood (most of it unencrypted).  And a quite a bit of the Xilinx code is good code, especially the new AXI stuff.  Xilinx just seems to like putting up roadblocks to actually using those modules.  (Other than the "look at the nifty wizards we have."  Sigh...)

 

Regards,

 

Mark

0 Kudos
Scholar sampatd
Scholar
4,845 Views
Registered: ‎09-05-2011

Re: Porting custom IP cores from ISE to Vivado: XCI packaging

Hi, 

 

You can refer to page 159 of the following document:

http://www.xilinx.com/support/documentation/sw_manuals/xilinx2013_2/ug940-vivado-tutorial-embedded-design.pdf

 

There is a lab that demonstrates how to convert legacy EDK IPs to use with Vivado IPI.

 

Regards,

0 Kudos