UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Explorer
Explorer
6,199 Views
Registered: ‎03-08-2012

The ancient Xst:2036 error

OK,here is all the **bleep** I got,and I referred to these three threads without any result,can you help me?

http://forums.xilinx.com/t5/Synthesis/XST-Warning-Message/td-p/62089

http://forums.xilinx.com/t5/Archived-ISE-issues/How-to-use-custom-versions-of-Library-symbols-in-ISE9-2-04i/m-p/6624

http://forums.xilinx.com/t5/Synthesis/Block-RAM-problem/m-p/183420

 

 

Reading design: mother_board.prj

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "dpram_16.v" in library work
Module <dpram_16> compiled
No errors in compilation
Analysis of file <"mother_board.prj"> succeeded.
 
Compiling vhdl file "D:/ISE/learning/project/dpram/dpram/adda.vhd" in Library work.
Entity <address> compiled.
Entity <address> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/ISE/learning/project/dpram/dpram/data_in_a.vhd" in Library work.
Entity <data_in_a> compiled.
Entity <data_in_a> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/ISE/learning/project/dpram/dpram/data_in_b.vhd" in Library work.
Entity <data_in_b> compiled.
Entity <data_in_b> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/ISE/learning/project/dpram/dpram/mother_board.vhd" in Library work.
Entity <mother_board> compiled.
Entity <mother_board> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <mother_board> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <address> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <data_in_a> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <data_in_b> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <mother_board> in library <work> (Architecture <Behavioral>).
Entity <mother_board> analyzed. Unit <mother_board> generated.

Analyzing Entity <address> in library <work> (Architecture <Behavioral>).
Entity <address> analyzed. Unit <address> generated.

Analyzing Entity <data_in_a> in library <work> (Architecture <Behavioral>).
Entity <data_in_a> analyzed. Unit <data_in_a> generated.

Analyzing Entity <data_in_b> in library <work> (Architecture <Behavioral>).
Entity <data_in_b> analyzed. Unit <data_in_b> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <address>.
    Related source file is "D:/ISE/learning/project/dpram/dpram/adda.vhd".
    Found 4-bit up counter for signal <temp>.
    Summary:
 inferred   1 Counter(s).
Unit <address> synthesized.


Synthesizing Unit <data_in_a>.
    Related source file is "D:/ISE/learning/project/dpram/dpram/data_in_a.vhd".
    Found 4-bit up counter for signal <temp>.
    Summary:
 inferred   1 Counter(s).
Unit <data_in_a> synthesized.


Synthesizing Unit <data_in_b>.
    Related source file is "D:/ISE/learning/project/dpram/dpram/data_in_b.vhd".
    Found 4-bit up counter for signal <temp>.
    Summary:
 inferred   1 Counter(s).
Unit <data_in_b> synthesized.


Synthesizing Unit <mother_board>.
    Related source file is "D:/ISE/learning/project/dpram/dpram/mother_board.vhd".
Unit <mother_board> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 4-bit up counter                                      : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '5vsx50t.nph' in environment D:\ISE\ISE.
Reading core <dpram_16.ngc>.
WARNING:Xst:1474 - Core <dpram_16> was not loaded for <inst1> as one or more ports did not line up with component declaration.  Declared input port <WEA> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 4-bit up counter                                      : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mother_board> ...

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <douta<3>> driven by black box <dpram_16>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <douta<2>> driven by black box <dpram_16>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <douta<1>> driven by black box <dpram_16>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <douta<0>> driven by black box <dpram_16>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <doutb<3>> driven by black box <dpram_16>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <doutb<2>> driven by black box <dpram_16>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <doutb<1>> driven by black box <dpram_16>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <doutb<0>> driven by black box <dpram_16>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mother_board, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_clk                            | BUFGP                  | 4     |
clk_data_inb                       | BUFGP                  | 4     |
clk_data_ina                       | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 1.397ns (Maximum Frequency: 715.820MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 0.823ns
   Maximum combinational path delay: 2.788ns

=========================================================================

Process "Synthesis" completed successfully

Started : "Launching ISE Text Editor to edit mother_board.vhd".
Recustomizing IP...
10.1 - Xilinx CORE Generator IP GUI Launcher K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Finished Recustomizing.

0 Kudos
6 Replies
Xilinx Employee
Xilinx Employee
6,192 Views
Registered: ‎01-03-2008

Re: The ancient Xst:2036 error

> OK,here is all the **bleep** I got,and I referred to these three threads without any result,can you help me?

 

You posted some material, but you didn't define the problem or the issue that you are trying to solve.  What is it?

------Have you tried typing your question into Google? If not you should before posting.
Too many results? Try adding site:www.xilinx.com
0 Kudos
Explorer
Explorer
6,188 Views
Registered: ‎03-08-2012

Re: The ancient Xst:2036 error

WARNING:Xst:2036 - Inserting OBUF on port <douta<3>> driven by black box <dpram_16>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <douta<2>> driven by black box <dpram_16>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <douta<1>> driven by black box <dpram_16>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <douta<0>> driven by black box <dpram_16>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <doutb<3>> driven by black box <dpram_16>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <doutb<2>> driven by black box <dpram_16>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <doutb<1>> driven by black box <dpram_16>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <doutb<0>> driven by black box <dpram_16>. Possible simulation mismatch.

as is mentioned in the topic,the xst 2036 problem!
0 Kudos
Visitor mati80
Visitor
6,156 Views
Registered: ‎07-21-2011

Re: The ancient Xst:2036 error

I have the same problem:

 

WARNING:Xst:2036 - Inserting OBUF on port <douta<3>> driven by black box <dpram_16>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <douta<2>> driven by black box <dpram_16>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <douta<1>> driven by black box <dpram_16>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <douta<0>> driven by black box <dpram_16>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <doutb<3>> driven by black box <dpram_16>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <doutb<2>> driven by black box <dpram_16>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <doutb<1>> driven by black box <dpram_16>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <doutb<0>> driven by black box <dpram_16>. Possible simulation mismatch.

 

Any solution??? 

 

Thanks!!!!

0 Kudos
Contributor
Contributor
6,147 Views
Registered: ‎10-26-2011

Re: The ancient Xst:2036 error

 Hi,

 

I agree with Mcgett. We can't guess wht is your issue although we could try to do it. It will be more helpful if you provide more information, i.e. as wrote Mcgett, what is the problem? or the device you use or the ISE version or if you are using a IP core.

 

Pedro.

0 Kudos
Contributor
Contributor
6,146 Views
Registered: ‎10-26-2011

Re: The ancient Xst:2036 error

Taking a quick look to your synthesis report, you can find the following warning above the famous warning number 2036:

 

WARNING:Xst:1474 - Core <dpram_16> was not loaded for <inst1> as one or more ports did not line up with component declaration.  Declared input port <WEA> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.

 

That's your main problem, I suppose.

 

You should take into account that XST parser are different for old and new FPGAs (i.e. Spartan-3 has a different parser than Spartan-6). This is important information.

 

The code you are trying to synthetize may be useful too.

0 Kudos
Newbie roycegains
Newbie
6,121 Views
Registered: ‎05-06-2012

Re: The ancient Xst:2036 error

Hi. I wanted to drop you a quick note to express my thanks. I’ve been observing your blog for a month or so and have picked up a heap of solid information as well as relished the way you’ve structured your site. I am setting about to run my own blog however I think its too general and I would like to focus more on smaller topics.

0 Kudos