12-25-2010 03:00 AM
Hi all,
If I add signals that are not use in the process to the Sensitivity list, what will happen?
--Edwin
12-25-2010 05:06 AM
During simulation, the process might be triggered more often than necessary. There won't be any consequences for synthesis.
Adrian
12-30-2010 08:06 AM
as an aside,
hopefully you will notice the warning given in the tools though, if not the design review might notice it !
12-30-2010 10:13 AM
Hi:
Most sinthethizers (Sinplify Pro, for instance) give you a warning concerning with that, but concerning with the RTL sim issue mentioned above:
Could this delay cause non realistic timing violation at comparison checks after post-layout simulation?I mean, What happens with the real delay of the signal after post layout simulation?
Cobb
12-30-2010 10:30 AM
Could this delay cause non realistic timing violation at comparison checks after post-layout simulation?I mean, What happens with the real delay of the signal after post layout simulation?
Theoretically anything is possible, but this is implausible. Modern simulators are scheduled-event driven. Triggering a process for an unused signal in the sensitivity list doesn't affect the output of the process, it just eats compute cycles in the sim engine.
- Bob Elkind