UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor ajivs
Visitor
621 Views
Registered: ‎10-03-2018

VU7P Schematic Review-Memory portion

Jump to solution

Hi,

Can you help me to review the schematics of VU7P FPGA interface to DDR4 & NOR flash from Micron.

Schematics attached for reference.

 

regards

Aji

 

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
590 Views
Registered: ‎11-28-2016

Re: VU7P Schematic Review-Memory portion

Jump to solution

Hello @ajivs,

 

Overall the schematic looks good but that's still only a small part of the design.

I would also run the proposed DDR4 interface pinouts through the tools with an example design to see if they are following all the Pin and Bank rules called out in PG150 (link is in my signature). 

 

Next I would make sure the PCBA layout is following the DDR4 layout guidelines called out in Chapter 2 of UG583 and to double check the power design of the board to make sure it has the minimum amount of decoupling capacitors for the FPGA power rails as described in Chapter 1.  There's a link to UG583 in my signature.

View solution in original post

0 Kudos
1 Reply
Moderator
Moderator
591 Views
Registered: ‎11-28-2016

Re: VU7P Schematic Review-Memory portion

Jump to solution

Hello @ajivs,

 

Overall the schematic looks good but that's still only a small part of the design.

I would also run the proposed DDR4 interface pinouts through the tools with an example design to see if they are following all the Pin and Bank rules called out in PG150 (link is in my signature). 

 

Next I would make sure the PCBA layout is following the DDR4 layout guidelines called out in Chapter 2 of UG583 and to double check the power design of the board to make sure it has the minimum amount of decoupling capacitors for the FPGA power rails as described in Chapter 1.  There's a link to UG583 in my signature.

View solution in original post

0 Kudos