UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor m8espino
Visitor
4,201 Views
Registered: ‎04-30-2014

Video Processing Block Vivado HLS

Hi,

 

I am trying to create a simple video processing system using the zedboard and the FMC Imageon card. I implemented the passthrough reference design "FMC-IMAGEON IP Cores and Tutorials for Vivado" from here and it is working. Then I created my own IP Block using Vivado HLS. The first version of my block was only a passthrough function. The function just got the input image and sent it to the ouput. I synthetized and exported the IP and integrated to the passthrough reference design using Vivado IP Integrator. I put it after the VideoIn-to-AXIStream and before the AXIStream-to-VideoOut. All this worked very well. I got the video from a camera using the FMC HDMI input port and got video out to a monitor. My problem is the following: Then I wanted to create a more complicated function in my HLS design so I used one of the video processing library functions, a sobel filter, and repeated the process again. I exported the IP block and add it in the middle of the passthrough example, however this DOESN'T WORK! My guess is that it has something to do with the clocks or the timing. Maybe the sobel filter is too slow or something like that. Do you have any idea what could be wrong? I don't get anything in the screen when using the sobel filter block. My HDMI input is 720p. I am using a clock of 150MHz to run my block but I also tried with 75Mhz and still. Attached is my block design. Any idea or suggestion. I don't know what is going on. I'll appreciate your quick response.

 

Thanks,

 

Manuel

0 Kudos
3 Replies
Xilinx Employee
Xilinx Employee
4,164 Views
Registered: ‎07-31-2012

Re: Video Processing Block Vivado HLS

Hi,

 

Did you check this XAPP which talks about sobel filter implementation in ZYNQ using HLS - http://www.xilinx.com/support/documentation/application_notes/xapp890-zynq-sobel-vivado-hls.pdf

Thanks,
Anirudh

PS: Please MARK this as an answer in case it helped resolve your query.Give kudos in case the post guided you to a solution.
0 Kudos
Visitor m8espino
Visitor
4,143 Views
Registered: ‎04-30-2014

Re: Video Processing Block Vivado HLS

Hi Athandr,

 

Yes, I checked that document and actually tried it. I created the sobel IP block with vivado hls and then put it in my design and didn't work.

 

I have uploaded my files in case you want to take a closer look.

 

Thank you,

 

 

0 Kudos
Visitor y.wietler
Visitor
2,046 Views
Registered: ‎02-05-2016

Re: Video Processing Block Vivado HLS

Hi,

 

Long time after the last response on this thread, but i'll give it a try.

Do you got it running? I stand in front of nearly the same problem.

 

I started building the FMC Imageon pipeline for VITA image sensor and later added VDMAs to send the image data over ethernet to host. That all works fine. Now i wanted to build image filter with HLS but even if i try to build a passthrough IP i just get a black screen. Can you maybe help me how i can get the project running?

 

Thanks,

Yannic

0 Kudos