Zero termination viterbi

[sridar]

I have this doubt in the implementation of zero termination viterbi implementation using xilinx viterbi decoder.

1. What should be the minimum number of clock cycles required between two adjacent blocks of data.