cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
sridar
Explorer
Explorer
1,719 Views
Registered: ‎09-20-2007

Zero termination viterbi

I have this doubt in the implementation of zero termination viterbi implementation using xilinx viterbi decoder.

1. What should be the minimum number of clock cycles required between two adjacent blocks of data.

 

FPGA freak
0 Kudos
Reply
0 Replies