UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor sriramv90
Visitor
6,908 Views
Registered: ‎07-30-2015

Zynq 706 custom memory controller with mig phy ERROR: Activate Failure. Bank 0 must be Precharged.

Hi,

 

I am currently working on building a custom memory controller with mig phy. The init_calib_complete is done (phy calibration is completed). The problem I am facing is timing errors with DDR. I am encountering the following errors:

- ERROR: Activate  Failure.  Bank 0 must be Precharged.

- ERROR: NOP or Deselect is required when CKE goes active.

I have given the values of the memory timing parameters as per the data sheet of the DDR. I am using vivado 2014.4.

Does anyone have any suggestions?

 

Thanks and Regards,

Sriram

0 Kudos