UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor jiwani
Visitor
410 Views
Registered: ‎03-20-2019

a noob qustion about pll

Jump to solution

What will happen if I configure the PLL input clock to 100Mhz and the output to 200Mhz while actually the input clock is 50Mhz ?

Tags (1)
0 Kudos
1 Solution

Accepted Solutions
Scholar watari
Scholar
399 Views
Registered: ‎06-16-2013

Re: a noob qustion about pll

Jump to solution

Hi @jiwani 

 

If you keep some constraints (loop filter setting, VCO frequency range, reference clock frequency range and so on), output frequency is 100MHz.

But, if you don't keep some constraints, PLL can not lock. So, output is still low.

 

Best regards,

4 Replies
Scholar watari
Scholar
400 Views
Registered: ‎06-16-2013

Re: a noob qustion about pll

Jump to solution

Hi @jiwani 

 

If you keep some constraints (loop filter setting, VCO frequency range, reference clock frequency range and so on), output frequency is 100MHz.

But, if you don't keep some constraints, PLL can not lock. So, output is still low.

 

Best regards,

Observer rembo
Observer
368 Views
Registered: ‎12-08-2017

Re: a noob qustion about pll

Jump to solution

it means multiply by 2 will be enabled, and 100 MHz will be generated at the output.

Visitor jiwani
Visitor
358 Views
Registered: ‎03-20-2019

Re: a noob qustion about pll

Jump to solution
thx!
0 Kudos
Visitor jiwani
Visitor
357 Views
Registered: ‎03-20-2019

Re: a noob qustion about pll

Jump to solution
thanks a lot!
0 Kudos