UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

General Technical Discussion

New Message

Subject	Replies	Author	Kudos	Latest Post
Advice for board designers...	3	eteam00	9	‎09-14-2012 09:44 PM by barriet
Can someone help me program a small number of XC72...	4	rob_mor871	0	‎09-22-2017 05:46 AM by rob_mor871
verilog bi-directional MUX	4	exds75	0	‎09-22-2017 12:40 AM by hpoetzl
How to terminate a program running on system debug...	4	kini3105	0	‎09-21-2017 04:58 PM by kini3105
Why Vivado sooooooo slow!!!!!!!!!!!	8	rayhaynes	0	‎09-21-2017 04:27 PM by rayhaynes
Open Source Soft Processor Development Kit Advice	6	kimballwb	0	‎09-21-2017 03:03 AM by giteshsk
Bitstream license jesd204 eval kit	4	theo_ciceron	0	‎09-21-2017 01:32 AM by balkris
high throuput rdma framework	0	raphael.ponsard	0	‎09-20-2017 01:14 AM by raphael.ponsard
IO constraints xdc files for Parallella Desktop (Z...	7	user123random	0	‎09-20-2017 12:35 AM by florentw
Adding/Substracting 2 signals	6	yelyah	0	‎09-18-2017 02:10 PM by hpoetzl
How to report a bug to Xilinx ? [ 1 2 ]	12	bitalyze	0	‎09-18-2017 12:07 PM by austin
about the SCD code	3	davesky	0	‎09-18-2017 05:57 AM by gnarahar
Vivado FFT_IFFT example : interpret the output fro...	1	samarawickrama	0	‎09-16-2017 10:38 PM by samarawickrama
Vivado Debug tutorial - SDK problem	1	ivan.ryger@savba.sk	0	‎09-16-2017 03:04 PM by ivan.ryger@savba.sk
Logic scope coding approach	0	user123random	0	‎09-16-2017 06:45 AM by user123random
Image resolution problem	3	czajak	0	‎09-14-2017 10:34 AM by florentw
VHDL Code for DAC is not working	4	vndkrr	0	‎09-14-2017 02:38 AM by krishna_k
State machine jumping error	4	jcmshow	0	‎09-13-2017 08:05 PM by jcmshow
ERROR xuartps_hw.h: No such file or directory when...	3	tqhao94	0	‎09-13-2017 06:02 AM by florentw
Use BRAM IN PL for load Application.elf in the cas...	0	chris_enib	0	‎09-12-2017 12:50 AM by chris_enib
System Verilog Interface Expressions	0	josephsamson	0	‎09-11-2017 11:38 AM by josephsamson
connecting vhdl ip to hls - axis block	1	tom-ace	0	‎09-10-2017 01:43 PM by tom-ace
XPS PS2 Controller instantiation.	3	yahia1	0	‎09-09-2017 09:55 PM by hpoetzl
WARNING:Xst:2211 - "ipcore_dir/mem.v" line 36: Ins...	1	kwonso	0	‎09-09-2017 09:35 AM by hpoetzl
sampling of clock domain crossing signals [ 1 2 ]	13	jure.lesko	0	‎09-07-2017 01:46 PM by m3atwad
Please recommend me some good laptops for Xilinx p...	8	llqk	0	‎09-07-2017 06:28 AM by trevor@
Procedures within a process in VHDL	4	jss05a	0	‎09-07-2017 04:59 AM by rakshabm
VHDL and FSM for beginner	2	yelyah	0	‎09-05-2017 11:38 AM by yelyah
Machine Learning Downloads	3	apoptose_tnf	1	‎09-05-2017 04:47 AM by luo_zhaohui
Spartan 3AN sector is locked in ISE 14.7 impact St...	3	emwmios	0	‎09-05-2017 04:04 AM by hpoetzl
Need a basic tutorial with pins logged to txt file	5	igal1	0	‎09-03-2017 11:34 PM by igal1

Subject	Kudos
Re: Question on XC95288XL High Performance CPLD op...	2
Re: Question on XC95288XL High Performance CPLD op...	1
Re: Question on XC95288XL High Performance CPLD op...	1
Re: synthesis a part of fpga in vivado	1
Re: synthesis a part of fpga in vivado	1