UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Adventurer
Adventurer
2,099 Views
Registered: ‎01-16-2008

ethernet100BT

Hi all,

 

I am doing ethernet100BT project.

 

The data i get from GUI. data =  16 bits and address = 8 bits from ethernet.

 

The data should be processed based on the address in FPGA (This part of the project is over)

 

what is the first step i should follow to create a project in spartan 3e in vhdl language?

 

 

with regards

Tags (2)
0 Kudos