03-20-2014 06:27 AM
I just found I defined a output signal and input signal in VHDL and assigned them to the same pin(they should not share the same pin logically). but systhize does not give any error message, so, this will make that pin become an inout signal? or my output signal will drive that input signal?
03-20-2014 08:05 AM
What do you mean "assigned to the same pin?" Your UCF gives two nets the same LOC constraint? I would think that would creat an error, either during translate or Map. But you could run "implement design" to see this yourself. If you need a pin to be bidirectional you must define an inout port.
03-20-2014 08:19 AM
I did not use UCF file, I used "attribute loc of signal" to assign pin number, it passed all the processes of translate and fit.
I just found that software give me the warning message and automatically moved the one of the signal to another location.
03-20-2014 08:26 AM
The use of bi-directional signals is a common practice with an tri-state output buffer (OBUFT) and an input buffer (IBUF). There is a combined element called an IOBUF in the Xilinx libraries. The use of bi-directional signals requires that the system understand when the internal logic is allowed to drive the signal and when the external logic is allowed to drive the signal.
It is not clear from your original post if you fully understand the concept of bi-directional signals.