UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor sunfh
Visitor
3,065 Views
Registered: ‎11-23-2011

requirement of dynamicly reconfigueration

Jump to solution
Is it possible to dynamicly reconfigure logic rather than source like pll or gtx. In the other world,what the limit about dynamic reconfiguration
0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
3,989 Views
Registered: ‎07-31-2012

Re: requirement of dynamicly reconfigueration

Jump to solution

Hi,

 

No, you cannot use DRP for changing user logic.

 

Dynamic reconfiguration is done using the DRP primtive which gains access to the Registers related to the HARD BLOCKS in the FPGA like DCM,MMCM, GT etc. 

 

However one option in case you want to change User Logic intermittently, then you can do Partial reoncifugarion of certain block in your code which you want to replace with a different code and implementation.

 

Thanks,
Anirudh

PS: Please MARK this as an answer in case it helped resolve your query.Give kudos in case the post guided you to a solution.
0 Kudos
3 Replies
Xilinx Employee
Xilinx Employee
3,059 Views
Registered: ‎08-01-2008

Re: requirement of dynamicly reconfigueration

Jump to solution
please elaborate little more on your post

http://forums.xilinx.com/xlnx/board/crawl_message?board.id=NewUser&message.id=7717

here is few good read on this topic

www.xilinx.com/support/documentation/application_notes/xapp879.pdf

www.xilinx.com/support/documentation/application_notes/xapp888_7Series_DynamicRecon.pdf
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos
Xilinx Employee
Xilinx Employee
3,990 Views
Registered: ‎07-31-2012

Re: requirement of dynamicly reconfigueration

Jump to solution

Hi,

 

No, you cannot use DRP for changing user logic.

 

Dynamic reconfiguration is done using the DRP primtive which gains access to the Registers related to the HARD BLOCKS in the FPGA like DCM,MMCM, GT etc. 

 

However one option in case you want to change User Logic intermittently, then you can do Partial reoncifugarion of certain block in your code which you want to replace with a different code and implementation.

 

Thanks,
Anirudh

PS: Please MARK this as an answer in case it helped resolve your query.Give kudos in case the post guided you to a solution.
0 Kudos
Highlighted
Visitor sunfh
Visitor
3,026 Views
Registered: ‎11-23-2011

Re: requirement of dynamicly reconfigueration

Jump to solution
thanks a lot
0 Kudos