cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer
Observer
2,088 Views
Registered: ‎06-20-2013

virtex 6 partial reconfiguration

divice:virtex 6 vlx240t

ISE:14.5

PlanAhead:14.5

 

In my project, generate MIG controller CORE that is static module and partial module is LED flash,;so the static ngc is top.ngc  and the partial ngc is led.ngc;  I learn to ug702.pdf and flow the design; when I select Open Synthesized Design,the tool PlanAhead 14.5 is closed; I try many times and always the same;  the warning : Abnormal program termination <EXCEPTION_ACCES_VIOLATION>;

 

I think about the assign IP restrictions may occure due to components used to implement the IP .Examples include :ChipScope ICON  ,  EDK blocks ,  MIG controller(MMCM)  in  the ug702.pdf page 17.

is that mean MIG core can't be used in partial reconfiguration project?

I already try many ways and failed.

 

who can suggest some ideas and help me ?

0 Kudos
1 Reply
Highlighted
Xilinx Employee
Xilinx Employee
2,069 Views
Registered: ‎06-14-2012

Re: virtex 6 partial reconfiguration

This looks like a crash. I would recommend to this in Planahead 14.7.

 

There are no restrictions with respect to MIG.Hope this helps.

 

Regards

Sikta

0 Kudos