10-08-2016 09:40 AM
I'm a software engineer, and has no experience with FPGA RTL design. I have a project that need to sampling data from an external ADC chip connected to zynq 7020 chip, the sampled data need to be read from zynq internal ARM processor to do simple process and show in Qt UI apps.
I found that xilinx says vivado HLS or the newer SDSoc can do fpga design in C/C++, but every example I found is that, such a design is just speeding up the original c/c++ software code, most of the design is just algorithm application.
So, my question is , can I do AD sampling (external ADI adc chip) with zynq using vivado HLS or SDSoc with C/C++ languages, for the whole system design?
if c or c++ can do such a thing without using verilog or VHDL, then the zynq and new xilinx soc can be called with software-defined, and can be called "All programable".
Did I made very basic mistakes?
by the way, is there any example for my project requirement? I need the fpga get adc sampling data from external AD chip for 1Mbit/s and pass to arm processor for simple computing and show in Qt app, the example I want is just about the fpga,
which get data from AD chip and pass to the ARM address space, and I can read data simply by reading a specified address.
Thanks in advance!
10-09-2016 05:17 PM
That should be possible. HLS is not exactly ideal for low-level interfacing, but if the ADC is connected over SPI, I2C, or parallel then the AXI SPI, I2C, or GPIO blocks will handle that. Then a HLS AXI Master can read data from the ADC through those, and a separate AXI Master can write it to system RAM.
10-10-2016 06:14 PM